INFORMATION DISCLOSURE STATEMENT BY APPLICANTS

LIST	OF	REF	ERE	NC	ES
------	----	-----	-----	-----------	----

Attorney Docket No. 2885/96	Serial No. 10/551,891	
Applicant(s) VORBACH		
Filing Date August 28, 2006	Group Art Unit 2183	

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	6,298,043	October 2, 2001	Mauger et al.			
	5,339,840	January 15, 2002	Kothari et al.			
	6,449,283	September 10, 2003	Chao et al.			
	6,681,388	January 20, 2004	Sato et al.			
	7,036,114	April 26, 2006	McWilliams et al.			
	7,657,877	February 2, 2010	Vorbach et al.			
	5,675,777	October 7, 1997	Glickman			
	5,832,288	November 3, 1998	Wong			
	5,898,602	April 27, 1999	Rothman et al.			
	6,096,091	August 1, 2000	Hartmann			
	2010/0306602	December 2, 2010	Kamiya et al.	<u> </u>		

FOREIGN PATENT DOCUMENTS

EXAMINER'S	DOCUMENT					TRANSLAT	ION
INITIALS	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
	WO 07/30395	March 15, 2007	PCT				

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.			
•	Bondalapati et al., "Reconfigurable Meshes: Theory and Practice," Dept. of Electrical Engineering-Systems, Univ. of Southern California, April 1997, Reconfigurable Architectures Workshop, International Parallel Processing Symposium, 15 pages.			
	Cherbaka, Mark F., "Verification and Configuration of a Run-time Reconfigurable Custom Computing Integrated Circuit for DSP Applications," Thesis: Virginia Polytechnic Institute and State University, July 8, 1996, 106 pages.			
	Cong et al., "Structural Gate Decomposition for Depth-Opti ACM Transactions on Design Automation of Electronic Sys	timal Technology Mapping in LUT-Based FPGA Designs," Univ. of California, stems, Vol. 5, No. 2, April 2000, pp. 193-225.		
	FOLDOC, The Free On-Line Dictionary of Computing, "hahttp://foldoc.org/handshake.	andshaking," online 13 January 1995, retrieved from Internet 23 January 2011 at		
	Li et al., "Hardware-Software Co-Design of Embedded Reconfigurable Architectures," Los Angeles, CA, 2000, ACM, pp. 507-512.			
	Marshall et al., "A Reconfigurable Arithmetic Array for Multimedia Applications," FPGA '99 Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, 10 pages.			
	Pistorius et al., "Generation of Very Large Circuits to Bench	chmark the Partitioning of FPGAs," Monterey, CA, 1999, ACM, pp. 67-73.		
	Translation of DE 101 39 170 by examiner using Google Tr	ranslate, 10 pages.		
EXAMINER /k	Ceith Vicary/	DATE CONSIDERED 06/09/2011		